Building a Flexible Incremental Compiler Back-End by Cook, Phil et al.
Building a flexible incremental
compiler back-end
Phil Cook
Jim Welsh
Ian J. Hayes
May 2005
Technical Report SSE-2005-02
Division of Systems and Software Engineering Research
School of Information Technology and Electrical Engineering
The University of Queensland
QLD, 4072, Australia
http://www.itee.uq.edu.au/∼sse
Building a exible incremental compiler back-end
Phil Cook Jim Welsh Ian Hayes
May 2005
Abstract
In compiler design there is often a trade-o between compilation time and target code
quality. This trade-o is even more delicate in an incremental compiler, where low response
time is crucial. Rather than present a single rigid incremental compiler, this paper explores
the design of a exible framework for building incremental compilers. The system de-
scribed is adaptable to dierent workloads, source languages, and target architectures. This
adaptability is derived from the use of a blackboard architecture for composing incremen-
tal components, combined with a common intermediate representation which is designed
with incrementality in mind. Incremental techniques for constructing this representation
and generating target code are described. The blackboard architecture allows signicant
freedom in the number and types of optimizations that may be applied to programs. A
novel approach to incremental register allocation is presented which maintains this design
philosophy.
1 Introduction
The aim of incremental compilation is to increase programmer productivity by reducing the
delay between the completion of a programming task and the result of that task being ready
for execution, testing, or debugging. Conventional programming environments oer little in
the way of incremental compilation, with build systems such as Make [12] being the primary
contributor to managing recompilation times. Interactive language-based environments promise
considerably more in this area.
The back-end of a compiler is responsible for optimization and nal code generation, usually
using a common intermediate representation produced by the front-end. This paper focusses on
the design and implementation of the back-end of an incremental compiler in a language-based
environment. The novelty of the approach lies in two main areas: the use of a blackboard archi-
tecture for composing incremental components, and the use of an intermediate representation
that facilitates incremental processing.
The primary trade-o faced when building an incremental compiler is between the response
time of the system and the quality of the target code it generates. This trade-o is also present
in conventional compilers, but in an incremental setting it is exacerbated by the global nature
of many of the most eective optimization techniques. The goal of the work described here is to
provide a framework for constructing incremental compilers that defers many of the decisions
regarding this trade-o to the environment builder and/or the user.
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The requirements for the back-end are enumerated in Section 2. An architecture for compos-
ing incremental components is then described in Section 3, and an overview of the intermediate
representation used in the back-end is given in Section 4. The approaches taken by the back-
end for intermediate code generation, optimization, and nal code generation are discussed in
Sections 5, 6, and 7 respectively. Section 8 contains a quantitative evaluation of the approach
advocated here, while Section 9 compares and contrasts the approach with previous work.
Section 10 summarizes and concludes the paper.
2 Requirements
This section details ve requirements for an incremental compiler back-end. These requirements
are dictated by the interactive setting in which an incremental compilation system operates, and
the desire for a exible approach to deal with the trade-os inherent in incremental compilation.
The interactive setting for the system is assumed to be a language-based editing system, such
as the UQ? environment [39, 7] upon which the prototype implementation described in this
paper is based.
1. The back-end should support a range of loosely-coupled components. The back-end of
a conventional (batch) compiler supports activities such as analysis and transformation
of program representations for optimization, and ultimately code generation. While an
incremental back-end should aim to support all of these activities, its incremental nature
and interactive context implies greater demands on the architecture used to compose
these activities. Back-end components should be able to be freely mixed to achieve the
desired combination of target code quality and recompilation time. Moreover, due to
the interactive setting in which the back-end operates, the user should be able to enable
and disable various compilation activities (in particular, optimizations) at will. Section 3
describes a solution to these problems which is based on a blackboard architecture.
2. The back-end should support multiple granularities of incremental compilation. The costs
associated with various incremental compilation activities vary; e.g., incremental code
generation can be performed in a ne-grained manner, but many optimizations cannot,
due to their global nature. Choosing a ne granularity, such as statement-level granularity,
for incremental compilation has many benets, particularly when a software developer is
working in the edit-compile-debug cycle. A code generator operating at a ne granularity
can yield shorter delays between making small changes to the program and when the
program is ready to execute.
However, using a ne granularity throughout the back-end is, in general, impossible and,
in many cases, unwise. Many optimization techniques entail considerable rearrangement
of a program's structure, even in response to relatively minor source code changes. As
such, re-optimization at any granularity ner than an entire procedure is probably not
cost-eective. Furthermore, the eects of global optimization extend to other back-end
components, particularly the code generator. Global rearrangements performed by an
optimizer lead to more changes which an incremental code generator must process. A
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simple-minded approach to ne-grained incremental code generation can impose too much
overhead in such a situation.
Another situation in which ne-grained recompilation is undesirable is when the user
makes signicant changes to a program's source code. Again, the overhead of maintaining
a ne granularity of recompilation may be counter-productive.
The blackboard architecture described in Section 3 allows components with dierent gran-
ularities to be composed. Furthermore the incremental code generation scheme described
in Section 7 handles updates of varying granularity eciently.
3. The back-end should use an intermediate representation that enables incrementality. The
various (loosely-coupled) components of the back-end should use a common intermediate
representation that is designed with activities such as optimization and code generation in
mind. Additionally the intermediate representation should enable incremental operation.
This is achieved by structuring the representation according to the needs of incremental
tools. The intermediate representation presented in Section 4 is designed with these forces
in mind.
4. The back-end should support multiple source languages and multiple target platforms.
Techniques for building \retargetable" and \resourceable" back-ends for conventional
compilers are well understood [28]. These techniques are even more valuable for an in-
cremental compiler, due to the added complexity inherent in incremental operation. An
incremental compilation scheme that is designed to work with a single source language on
a single target platform is of limited appeal, and adapting such a system to a dierent lan-
guage or platform would be a daunting task. To make the back-end suciently adaptable
the intermediate representation used should be both source language and target platform
neutral and must support incorporation of the source language's run-time system (see
Section 4). Furthermore, generic implementation techniques [39, 8] should be employed
to aid the environment builder in adapting the back-end to a new source language (see
Section 5).
5. The back-end should be error tolerant. In earlier work [7, 8] we have emphasized the
need for language-based editing systems to be tolerant of syntactic and semantic errors
introduced into source programs. The introduction of such errors should not interfere
with the user generating and executing code from other, well-formed, program fragments.
These requirements are the key motivation for the design presented here. It is the explicit
identication and design to meet these requirements that sets this work apart from previous
eorts, as detailed in Section 9.
3 Architecture
Conventional compilers are generally constructed using a pipeline architecture: components of
the compiler are arranged in a linear pipeline where the output of one component is provided
as the input to the next. In an incremental context such an architecture leads to tight-coupling
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Figure 1: Architecture of the UQ? language-based environment
between components. The incremental compilation scheme advocated here is based on an ar-
chitecture which promotes loose-coupling of incremental components: a blackboard architecture.
In a blackboard architecture, the computational task to be performed is divided among multiple
components that share representations of the problem at hand via a blackboard component.
The blackboard allows each component to investigate the current state of the computation,
and to expose its contributions to the computation [5]. In an incremental compilation system,
the blackboard records representations of the program being compiled. Each component of the
incremental compiler augments, translates, or transforms these representations.
This blackboard architecture is realized in the UQ? language-based environment. UQ?
allows a set of tools to interact via its document server (see Figure 1). The user interacts with
UQ? via a generic language-based editor, but as far as the environment is concerned, the editor
is just another tool. The document server allows two main types of representation: syntax
trees and relations. Syntax trees are mainly used to represent software documents that can be
viewed and edited by the user, some of which may be source code documents. Relations are
composed of tuples that may span arbitrary syntax tree nodes (as well as primitive types such
as strings and integers), and can either be provided by the user (e.g., for traceability purposes),
or be calculated by tools (e.g., denition-use relationships in programs). Tools interact with the
environment by sending and receiving updates to trees and relations. Trees are updated by an
ecient protocol for communicating sub-tree replacements, and relations are updated by the
addition and removal of individual tuples. In UQ? the document server acts as a blackboard,
and each tool is a loosely-coupled component.
The focus of this paper is on providing incremental compilation support in such an environ-
ment. Viewing an incremental compiler as a set of loosely-coupled incremental tools composed
in a blackboard architecture is the key design decision that enables the system to meet the
requirements set out in Section 2.
Loose-coupling is well understood as a general software design principle: a loosely-coupled
system is one in which the software elements within it have a low degree of connectedness
or interdependence. Decomposing an incremental compiler into loosely-coupled components is
advantageous purely from an engineering perspective.
Incremental components, however, can suer from an additional form of coupling: response
coupling. Response coupling occurs when the response time of two or more components is
dependent on the worst-case response time of one of those components. Some examples of
response coupling are as follows.
 An incremental parser which performs unnecessary tree rearrangements after an edit
causes an incremental semantic analyzer to re-evaluate more of the tree than is necessary.
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This particular form of response coupling has been discussed elsewhere under the banner
of \node reuse"; e.g., Larcheve^que [24], Wagner and Graham [42]; Cook and Welsh [7]
discussed it in the context of error handling and user interaction.
 An optimizer operating at the granularity of a procedure which replaces the procedure
without reusing any of its structure after an edit will cause an incremental code generator
to regenerate the code for the entire procedure.
 A monolithic incremental compilation system in which semantic analysis and code gener-
ation are performed together might limit the usefulness of the semantic analyzer because
it could not be activated without incurring the additional cost of code generation.
There are three properties of an incremental component that contribute to response cou-
pling:
 the granularity at which the component operates (e.g., statement-level, procedure-level),
 the extent of re-evaluation performed by the component (e.g., incremental parsing typi-
cally requires localized re-evaluation, incremental semantic analyzers sometimes have to
deal with far-reaching eects of small changes, and incremental optimization is typically
global), and
 the frequency of activation of the tool (e.g., the user requires frequent feedback from incre-
mental parsers and semantic analyzers (such components may even operate automatically)
but full compilation is typically required less often and is generally best performed when
the user demands it).
Granularity and extent of re-evaluation are concerned with changes to a component's inputs
and outputs respectively. The granularity at which a component operates denes the units that
the component considers atomic as far as its incremental operation is concerned. A change
within a unit of granularity causes a component to re-evaluate that unit in its entirety. On the
other hand, the extent of re-evaluation is the set of units a component must process during the
evaluation of a change. Consider a component which has declarations and statements as its
units of granularity. A change to a statement will usually entail re-evaluation of that statement,
whereas a change to a declaration will not only require that declaration to be re-evaluated, but
also any statements that depend on it. Contrast this with a component that uses procedures
as units of granularity. In this situation, a change to either a declaration or a statement will
require the enclosing procedure to be re-evaluated in its entirety.
A blackboard architecture allows incremental components that dier in any or all of these
properties to be composed to form an incremental compilation system. Such a scheme does
not eliminate response coupling: when one component depends on the output of another its
incrementality is necessarily limited by the incrementality of the component upon which it
depends. A blackboard architecture does, however, allow the environment builder and/or user
to limit the eect of response coupling based on the needs of the activity at hand. This is
achieved by encouraging the isolation of expensive, but optional, functionality, and by ensuring
that dependencies between the incremental behaviour of components are unidirectional where
possible. Some examples of this are as follows.
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 The user generally requires the output of front-end components more frequently than
that of back-end components. By ensuring the components are loosely-coupled, the front-
end components can be activated without engaging the entire system in a (potentially
expensive) recompilation.
 Many useful optimizations can entail large rearrangements of an entire procedure's rep-
resentation. Moreover, given the potentially small benet of a ne-grained incremental
optimizer compared to the diculty of constructing it, it may be more cost-eective to
let an optimizer work at the granularity of entire procedures. This implies a signicant
computational cost not only for the optimizer itself, but also for the code generator which
has to process the heavily-altered output the optimizer produces. During most of the soft-
ware development and maintenance process, however, the quality of the target code is less
important than the time spent generating it. By ensuring that expensive optimizations
are isolated in separate optimizer components, these optimizations can be enabled and
disabled by the user at will. This trade-o also exists in batch compilation systems, where
it is typically managed by the use of compiler ags to control optimization levels. The
blackboard architecture presents a superior solution because the eect of (re-)enabling an
optimization can itself proceed incrementally, and the granularity of nal code generation
is not dictated by the granularity of optimization.
The overall architecture of the incremental compilation scheme described here (as depicted
in Figure 2) consists of the following components.
Incremental parser: this is part of the UQ? generic language-based editor, and is described
in a previous paper [7].
Incremental semantic analyzers: these are responsible for evaluating source documents
with respect to the static semantics of the given language and providing semantic in-
formation to both the user and to a translator component. Techniques for generating
such tools from attribute grammars have been discussed in a previous paper [8].
Incremental translator: this component acts as the bridge between the front-end and back-
end of the system by translating a source code document into the (language-neutral)
intermediate representation. Generation of translators from attribute grammars is dis-
cussed in Section 5.
Incremental optimizers: these perform transformations on the intermediate representation
and are discussed in Section 6.
Execution engine: this component contains an incremental code generator and also provides
basic support for executing an incrementally compiled program. The execution engine is
discussed in Section 7.
The incremental parser and incremental semantic analyzers are front-end tools and are
language dependent. Translators bridge the gap between the front- and back-ends and are also
language dependent. The remaining components are part of the back-end and are language
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Figure 2: Architecture of UQ?'s incremental compilation system
neutral. The only component which is not platform neutral is the execution environment; its
platform dependent parts are generated from machine descriptions. Thus the back-end meets
the requirement for source language and target platform neutrality (requirement 4).
The use of a blackboard architecture enables the back-end to successfully accommodate a
variety of components with diering incremental properties, as described in the requirements
for loose-coupling (requirement 1) and supporting multiple granularities (requirement 2). Sec-
tions 5 to 7 describe these components in more detail.
4 Intermediate representation design
The incremental back-end described in this paper is based on a single intermediate representa-
tion, the Queensland University Abstract Structured Assembly Representation (QUASAR), that
is shared among all back-end components. The main design goals of QUASAR are to support
incremental processing and to be independent of both the source language and target platform.
The representation employs both syntax trees and relations: a syntax tree encodes most
of the structure of a QUASAR unit, and relation tuples spanning nodes in that tree represent
non-local references and dependencies. This combination of structures is the primary ingredient
in enabling incremental operation. The combination of syntax trees and relations has proven
to be easy to maintain and process incrementally (e.g., by using memoized recursive traversal
routines, as described in Section 7). This style of representation is also quite abstract, which
makes it easier to describe operations upon it in a declarative style. QUASAR also enables
incremental operation by:
 using relations to directly capture dependency information that is needed by incremental
tools,
 using relations to represent references to non-local elements, thus avoiding the need for
components to re-evaluate such relationships (cf. the use of labeled statements in some
intermediate representations; e.g., the GNU Compiler Collection's Register Transfer Lan-
guage (RTL) [14]), and
7
 directly representing program elements that act as convenient units of granularity for
various incremental components (e.g., statements, basic blocks, procedures).
QUASAR is also designed to support a wide range of source languages and target platforms.
This is achieved by:
 capturing not only information about the executable code of a program, but also the
layout of data items, including procedure activation records, and
 assuming a linkage and data layout model identical to ISO C [22], thus allowing QUASAR
units to be easily linked against normal object les (in particular, the run-time system of
the source language), as well as ensuring the portability of the representation (due to the
near-universal support for the C programming language on modern machines).
The rest of this section gives a tour of the QUASAR language. The notation used in this
section is based on UQ?'s Environment Description Language (EDL) [39], and consists of EBNF
productions to dene tree structures, and relation descriptions. A relation description is of the
form
relation R(T1; :::;Tn ):
where R is the name of the relation, and T1; :::;Tn are the types of its elds.
4.1 Top-level denitions
Each QUASAR unit is divided into top-level denitions, where each top-level denition denes
the layout of static data, the layout of external data (i.e., named static data from another
compilation unit), or a procedure.
Unit = TopLevelDefSeq.
TopLevelDefSeq = TopLevelDefSeq TopLevelDefSeq
| TopLevelDef.
TopLevelDef = StaticDataDef
| ExternDef
| ProcedureDef.
Note that the production for TopLevelDefSeq is ambiguous. Such productions are used
throughout QUASAR to allow tools to construct QUASAR units using balanced trees in order
to minimize the height of the tree representation, an important factor in the eciency of
incremental algorithms [18].
4.2 Data layout and types
In addition to executable code, QUASAR units capture information about the layout of data
in a platform-independent manner. This is achieved through the use of a simple type system
which is based on ISO C (and follows C's layout and alignment rules), and is augmented with
some xed-size types (e.g., uint32 always represents a 32-bit unsigned integer). The xed-size
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types give front-ends more exibility when specifying data, in particular for source languages
that require their own data layout conventions (e.g., Java species particular sizes for its data
types [21]). Construction of aggregate data types is also supported through the use of structs,
unions, and arrays. Type descriptions form the foundation of the data layout features of
QUASAR.
TypeDesc = ( /* Equivalent to void* in C */
"pointer"
/* Basic C-like types */
| "short" | "int" | "long" | "longlong"
| "ushort" | "uint" | "ulong" | "ulonglong"
| "float" | "double" | "longdouble"
/* Fixed-size types */
| "int8" | "int16" | "int32" | "int64"
| "uint8" | "uint16" | "uint32" | "uint64"
| "float32" | "float64" | "float128" )
[ IntegerConstant IntegerConstant ]
/* Live interval */
[ IntegerConstant | FloatConstant ]
/* Init spec */
/* Aggregate types */
| "struct" TypeDescSeq
| "union" TypeDescSeq
| "array" IntegerConstant TypeDesc.
TypeDescSeq = TypeDescSeq TypeDescSeq
| TypeDesc.
Primitive types used in type descriptions can be annotated with an initialiser and a live
interval. The live interval is used to control register allocation (see Section 7).
Type descriptions are used to dene the layout of static data in a QUASAR unit, and exter-
nal data dened by other compilation units (such external units are not necessarily represented
using QUASAR: they may be externally compiled units that are dynamically linked with an
incrementally compiled program; e.g., the run-time system of the source language). Static data
items may be named, and external data items are always named. External data items can
also be dened without a given type where necessary (e.g., external procedures are dened this
way).
StaticDataDef = TypeDesc [ LinkerName ].
ExternDef = [ TypeDesc ] LinkerName.
4.3 Procedures and basic blocks
A procedure denition is composed of an activation record description, a sequence of basic
blocks, and optionally a name. A basic block is a sequence of statements.
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ProcedureDef = ActivationRecordDesc BasicBlockSeq
[ LinkerName ].
BasicBlockSeq = BasicBlockSeq BasicBlockSeq
| BasicBlock.
BasicBlock = StatementSeq.
StatementSeq = StatementSeq StatementSeq
| Statement.
Control ow between basic blocks is described in Section 4.5.
An activation record is described in two parts: a sequence of type descriptions that represent
the arguments to the procedure, and a single type description that represents the layout of its
local variables. Multiple local variables in a procedure may be combined using a struct,
and the layout of variables for non-interfering blocks may be described using a union. The
conventions for passing structured arguments to procedures vary by platform, so it is necessary
to describe the arguments using a sequence of type descriptions.
ActivationRecordDesc = [ TypeDesc ] /* Local variables */
[ TypeDescSeq ]. /* Arguments */
4.4 Statements and expressions
Statements and expressions are used to dene the body of a procedure. Statements represent
operations such as storage of data, procedure calls, and transfer of control. Expressions rep-
resent values computed by reading memory locations, calling procedures, and combining other
values using operators. Statements and expressions have a hierarchical structure and are tagged
with operators. Some of the operators consist of basic operation names, such as "ldind" which
loads a value from a memory location, combined with type suxes. For example, the operator
for loading an integer is "ldind_int". In other cases (e.g., "add") the type of the expression
is determined by the types of its operands.
Some examples of statements and expressions are as follows.
Statement = ...
/* Store the value computed by the second
expression in the memory location computed
by the first expression. */
| "stind_int" Expression Expression
| ...
Expression = ...
/* Load the value stored at the memory
location computed by the child
expression. */
| "ldind_int" Expression
/* Compute the sum of the values computed
by the two child expressions. */
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| "add" Expression Expression
| ...
Recall that the back-end must be tolerant of syntactic and semantic errors introduced into
source programs (requirement 5). To this end, the special QUASAR operator break may be
used in either a Statement or an Expression. The break operator triggers a breakpoint
in the running program. Translators may produce a break operator whenever an erroneous
construct is encountered in a source language program.
4.5 Relational structure
QUASAR units use relation tuples that span syntax tree nodes to represent some aspects of
a program. The three main relations used are SizeRef, AddressRef, and ControlFlow.
These relations are used to construct non-local associations between QUASAR elements. Fur-
thermore, they capture dependency information that may be exploited by incremental compo-
nents.
relation SizeRef(Expression, TypeDesc).
relation AddressRef(Expression, TypeDesc).
relation ControlFlow(Statement, BasicBlock).
The SizeRef and AddressRef relations are used to associate certain kinds of expressions
with type descriptions. Expressions that rely on the size of a data item can refer to that item's
TypeDesc with the SizeRef relation. Expressions that require the address of some data item
can refer to the item's TypeDesc with the AddressRef relation. The ControlFlow relation
is used to connect a transfer of control statement with the BasicBlock to which it should
transfer control.
Relations may also be used to associate QUASAR elements with constructs in the source
programming language. Such relations subsume the role of debugging information, such as line
number information, that is typically used in conventional programming environments.
5 Intermediate code generation
The back-end's language-neutral implementation is facilitated by the use of a common inter-
mediate representation for all source languages, and language-specic translator components
to translate source language artifacts into this representation. Both a source language syntax
tree and semantic relations constructed by front-end components are available to a translator;
in general, the design of a translator depends on both the source language and the design of
the front-end.
The exible architecture of the back-end places no restrictions on how a translator compo-
nent is implemented. However, since the entire back-end relies on the output of a translator, it
is vital that translators achieve appropriate incremental operation.
The need for incremental operation, combined with the language-specic nature of transla-
tors, make the construction of a translator similar to the construction of a front-end semantic
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analysis component. Generic implementation techniques can reduce the cost of this process
considerably [39].
The prototype implementation provides generic support for constructing incremental trans-
lators based on attribute grammars. The technique used is based on an extension of our earlier
work on generating incremental semantic evaluators [8] to support tree-to-tree translation. The
remainder of this section contains a description of the extensions to UQ?'s Environment De-
scription Language (EDL) for constructing translation tools, followed by a discussion of the
implementation concerns relating to these extensions.
5.1 Describing translation tools
This section presents an overview of EDL's features for describing translation tools. The nota-
tion used to describe translation tools is an extension of that used to describe semantic analyzers;
the reader is directed to an earlier paper [8] for a full treatment of the latter. EDL allows tools
to be described using attribute grammars, extended with a Prolog-like notation for dening
and querying relations that span arbitrary syntax tree nodes (as well as some primitive types).
Relations can be either external, allowing communication with other tools in the environment,
or internal, where they act as attribute values. In both cases, their implementation supports
ecient incremental processing.
These features are extended to support the construction of translation tools by allowing
tree-valued attributes. Tree-valued attributes allow sub-trees in the target tree to be built up
using semantic equations. (In this section, the term \target" refers to structures built and
maintained by a translator. In the context of this paper, these structures are elements of the
QUASAR language.)
Consider a language with the following concrete syntax for expressions:
Exp = Exp "+" Term | Term.
Term = Term "*" Factor | Factor.
Factor = "(" Exp ")" | UseIdent.
UseIdent = ident.
To specify a tool to translate these expressions into QUASAR, we begin by writing phylum
declarations for each non-terminal symbol. Phylum declarations specify the inherited and syn-
thesized attributes for the non-terminal, as well as default values for the synthesized attributes.
(Default values are used for syntactically erroneous constructs in the source language.) The
phylum declaration for Exp is:
phylum Exp {
context:
relation VarTypeDesc(string, QUASAR::TypeDesc).
attributes:
QUASAR::Expression qsr_expr.
defaults:
qsr_expr = null.
}
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This species that Exp has an inherited (relation-valued) attribute VarTypeDesc, which asso-
ciates variable names (strings) with QUASAR type descriptions, and a synthesized (tree-valued)
attribute, which is the target (i.e., QUASAR) form of the expression. The non-terminals Term,
Factor, and UseIdent have similar phylum declarations.
Each production in the concrete syntax must be given a corresponding rule, which denes
the semantic equations for that production. Semantic equations may contain constructor ex-
pressions that combine target sub-trees to form larger sub-trees. The following forms of tree
construction expressions are supported:
 <N : c1 ::: cn>, where N is a non-terminal type, and c1; :::; cn are tree-valued expres-
sions, constructs a non-terminal node of type N with children c1; :::; cn .
 <s>, where s is a string, constructs a xed-spelling terminal symbol with spelling s.
 <T (s)>, where T is a terminal type, and s is a string, constructs a variable-spelling
terminal node of type T and with spelling s.
Each tree-valued attribute must only appear in one tree construction expression. This restriction
ensures that the representations constructed in this manner are trees, not DAGs. A similar
restriction is proposed by Ganzinger and Giegerich [19].
The rst rule for Exp is:
rule Exp = <e: Exp> "+" <t: Term> {
e->VarTypeDesc = this->VarTypeDesc.
t->VarTypeDesc = this->VarTypeDesc.
this->qsr_expr =
<QUASAR::Expression: <"add"> e->qsr_expr t->qsr_expr>.
}
This rule states that the VarTypeDesc relation is passed down to the sub-expressions un-
changed, and that the target expression is formed by applying the QUASAR add operation to
the two target sub-expressions. The second rule for Exp is more straightforward:
rule Exp = <t: Term> {
t->VarTypeDesc = this->VarTypeDesc.
this->qsr_expr = t->qsr_expr.
}
The rules for Term and the rst rule for Factor are similar to these two.
The second rule for Factor is responsible for turning a variable reference (or l-value) into
an r-value:
rule Factor = <var: UseIdent> {
var->VarTypeDesc = this->VarTypeDesc.
this->qsr_expr =
<QUASAR::Expression: <"ldind_int"> var->qsr_expr>.
}
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The rule for UseIdent must yield a QUASAR expression which represents the address of
a (local) variable. The QUASAR operation addr_l, applied to the address of an appropriate
activation record (the QUASAR operation currframe is used here for simplicity), achieves
this. A QUASAR expression using this operation must be linked to a type description via the
AddressRef relation. The rule for UseIdent is:
rule UseIdent = <id: ident> {
this->qsr_expr =
<QUASAR::Expression:
<"addr_l"> <QUASAR::Expression: <"currframe">>.
forall (QUASAR::TypeDesc td)
QUASAR_Relations::AddressRef(this->qsr_expr, td) :-
this->VarTypeDesc(id->spelling, td).
}
This rule contains a clause which asserts a tuple in the AddressRef external relation by
querying the inherited attribute VarTypeDesc for the type descriptor corresponding to the
variable. (The forall keyword merely acts to aid type-checking of the specication.)
5.2 Implementation of translation support
The notation for constructing sub-trees described above is a straightforward extension to the
attribute grammar formalism used in EDL. Correspondingly the implementation of these fea-
tures is, for the most part, a simple extension of techniques described elsewhere [8]. The main
challenge is ensuring that an appropriate amount of node reuse is achieved when modifying the
target tree.
Node reuse is usually considered in designing incremental parsers and is often divided into
two types: sub-tree reuse and context reuse [24]. Sub-tree reuse occurs when entire sub-trees
within a modication are reused; context reuse occurs when material surrounding a modication
is reused.
In the implementation of tree constructor expressions, maximal sub-tree reuse is guaranteed
by the use of \hash consing" (a technique whereby aggregate values with the same structure are
given the same address) [11]. Context reuse is ensured by performing a top-down post-pass over
the constructed tree, comparing it with its previous structure. This is similar to a technique
described by Wagner and Graham [42] for achieving context reuse in an incremental parser.
6 Optimization
The production of high-quality target code requires some form of program optimization. The
most eective optimizations can involve global analysis and rearrangement of a procedure. As
such, optimization can be viewed as an \incrementality hostile" activity. Therefore, before
describing the back-end's support for optimization, the role of optimization in an interactive
setting is discussed.
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An incremental compiler is a software tool that is primarily designed to support the edit-
compile-debug cycle, rather than the generation of production code. Even in conventional
development environments, optimization is often disabled, or at least \turned down", during
the edit-compile-debug cycle. This is done partly to reduce compilation time and partly to avoid
problems that arise in debugging optimized code (e.g., weakening of the relationship between
source and target instructions).
How important, therefore, is optimization in an incremental compiler? There are two prin-
cipal arguments for supporting optimization in an incremental compiler:
 Not all testing and debugging of software is concerned with the functional aspects of a
software system. The temporal aspects of a software element's behaviour may also require
testing. Real-time systems exemplify this situation.
 Incremental compilation aims to support the edit-compile-debug cycle by reducing the
time required for each \compile" step. This is of no use if there is a corresponding
increase in the time required for the \debug" step due to increased execution time.
It is worth noting that these are the same arguments for employing incremental compilation in
the rst place, rather than relying on an interpreter.
The architecture of the back-end supports incremental optimization components, and helps
manage the eect of global optimization on the level of incrementality that can be achieved
by the overall system. The blackboard architecture's benets for supporting \incrementality
hostile" activities, such as optimization, are discussed in detail in Section 3.
The back-end eases the construction of optimization components by allowing a simple form
of generic implementation. Optimizers work exclusively on the QUASAR intermediate repre-
sentation, and are therefore both language- and architecture-neutral. When the back-end is
adapted to a new source language or target architecture, all optimization components can be
immediately reused. This is similar to the architecture of many modern compilers; e.g., the
GNU Compiler Collection [14].
In principle, machine-dependent local optimizations (e.g., static branch prediction) can
be supported by the code generation component of the back-end. Furthermore, language-
dependent optimizations (e.g., scalar replacement of array references) could be performed by
front-end components. Neither of these possibilities have been explored in the prototype im-
plementation.
Limiting optimization support to architecture-neutral optimizations is, in most cases, not a
problem. Muchnick [28] describes a large set of highly-eective global optimizations that can
be performed on architecture-neutral program representations. However, one vital optimization
that is both machine-dependent and global remains: register allocation. Section 7.2 describes
a novel solution to this problem.
7 Code generation and execution support
Generation of nal target code and execution of that code is supported by the back-end's
execution engine. The execution engine is the only component of the back-end that is machine-
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dependent. However, most of the execution engine's implementation is machine-independent:
machine descriptions are used to instantiate the engine for a particular target machine.
This section details the design of the execution engine by describing the incremental code
generation algorithm it employs and its mechanisms for controlling the execution of a program.
The topics covered in describing the code generator are machine descriptions and instruction
selection, (incremental) register allocation, and an overview of the code generation algorithm.
The incremental register allocation scheme advocated here is a particularly novel approach
to managing the trade-os associated with that vital optimization. The full code generation
algorithm is detailed in Appendix A.
7.1 Machine descriptions and instruction selection
The execution engine is instantiated for a particular machine architecture by the use of a
machine description. Machine descriptions contain C++ functions and constants for controlling
machine-dependent aspects of the code generation algorithm, such as: type sizes and alignments;
layout of activation records on the run-time stack; procedure prologues and epilogues; and
managing memory areas used for generated code and data.
The majority of a machine description, however, takes the form of a tree grammar which
species the target machine instructions to emit for QUASAR constructs. The instruction
selection discipline used by the code generator is based on the scheme used by Fraser and
Hanson's lcc [15].
The code generator works at the granularity of QUASAR statements. Each statement is
emitted in its entirety whenever any part of it is changed. The tree grammars used in machine
descriptions match individual statements, and there is no need for an incremental instruction
selection algorithm (cf. McCarthy's approach [26]).
Each rule in a tree grammar contains a pattern of QUASAR statement and/or expression
types and an associated block of C++ code for emitting instructions implementing the semantics
of that pattern. For example, the following patterns specify the Intel x86 instructions required
for adding two 32-bit integers stored in registers and loading a 32-bit constant into a register,
respectively.
reg: ADD (reg, reg) {
if ($$->reg[0] != $1->reg[0]) {
x86_mov_reg_reg(s->code, $$->reg[0], $1->reg[0]);
}
x86_alu_reg_reg(s->code, X86_ADD, $$->reg[0], $2->reg[0]);
}
reg: CONST_I4 1 {
x86_mov_reg_imm (s->code, $$->reg[0], $$->intvalue);
}
Functions such as x86_alu_reg_reg() and x86_mov_reg_reg() are used to generate
individual machine instructions, in a memory area managed by the code generator (s->code).
The tree nodes corresponding to non-terminals on the right-hand-side of the pattern may be
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referenced as $1, $2, etc. The node corresponding to the left-hand-side is denoted $$. The
\1" in the rule for loading a constant is the cost associated with the rule. The default cost for
a rule is zero.
Each QUASAR statement and expression node has an array of registers associated with it
(the length of that array is machine-dependent; e.g., 64-bit arithmetic on machines with 32-bit
wide registers demands an array of at least two registers for those operations). These registers
are for temporary values, and are allocated on a statement-by-statement basis, as dened by the
machine description. Global register allocation is also supported, and is described in Section 7.2.
In general, the tree grammars used in machine descriptions will be ambiguous. For example,
the x86 machine description contains another pattern for the ADD operation that generates more
ecient code when one of the values to be added is a constant:
reg: ADD(reg, CONST_I4) {
if ($$->reg[0] != $1->reg[0]) {
x86_mov_reg_reg(s->code, $$->reg[0], $1->reg[0]);
}
if ($2->intvalue == 1) {
x86_inc_reg(s->code, $$->reg[0]);
} else {
x86_alu_reg_imm(s->code, X86_ADD, $$->reg[0],
$2->intvalue);
}
}
The instruction selector uses dynamic programming to nd a least cost cover of the QUASAR
statement tree. Once the code generator has determined this cover, it can then reduce the tree
by walking it according to the cover. The code generator performs several reductions of each
statement to:
 allocate temporary registers within the statement,
 determine the amount of temporary space the statement requires on the run-time stack,
 determine the size of the code that will be emitted for the statement, and
 emit the code for the statement.
7.2 Incremental linear scan register allocation
One of the most important optimizations is global register allocation. The back-end's support
for optimization, as presented so far, does not seem to cope well with register allocation, which is
both global (and therefore should be treated as an optional component) and machine-dependent.
To cater for register allocation a novel decomposition of the allocation process is required.
The technique described here is based on an approach known as linear scan register allocation
[30]. Linear scan is a fast global register allocation algorithm which yields allocations of a
reasonable quality. It is designed for situations in which both compile time and target code
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quality are important, such as just-in-time compilers, and thus is well suited to incremental
compilation.
Linear scan is based on live intervals. Assuming the nodes in the representation of a proce-
dure body are numbered in some way, a variable v has a live range [i ; j ] if every node at which
v is live has a number within that range.
There are two main properties of the linear scan algorithm, other than its eciency, which
make it appropriate for the back-end:
 The major factor in determining the quality of an allocation is the manner in which
live intervals are computed, including the numbering scheme used for instructions in the
intermediate representation. Poletto and Sarkar [30] describe several strategies for doing
this, ranging from a simple scheme based on the strongly-connected component graph
of a procedure's ow-graph, to one based on iterative data-ow analysis. In general,
the more eort expended in computing live intervals, the higher the quality of the nal
code. Furthermore, if high-quality code is required, webs [28] can be used as the unit of
allocation, rather than variables.
 Every local variable in a procedure has a trivial live interval: [1;N ], where N is no less
than the size of the procedure.
The approach to register allocation advocated here involves decomposing the allocation
problem into machine-independent and machine-dependent parts. The process of computing live
intervals is machine-independent, whereas performing allocation based on those live intervals is
machine-dependent.
Computing live intervals is performed by optimization components. Moreover, the choice of
which scheme is used to compute live intervals, or whether to compute them at all, is left to the
user/environment builder. This approach is consistent with the overall philosophy of ensuring
that the back-end is exible enough to be used under a range of compile-time versus run-time
demands.
QUASAR supports the annotation of the type descriptions for local variables with live
interval information. Each local variable that can be allocated a register (i.e., is not aliased)
can have a live interval associated with it. Initially, translators will generally annotate each
such variable with the interval [1;1]. An optimizer component may compute a more accurate
interval, using whatever scheme is appropriate. On the other hand, if no such optimizer is
running, all the allocatable variables will retain this trivial live interval, and the code generator
will generate a low quality allocation. This allocation, however, will not be of the lowest quality
possible (some variables will be assigned registers), and it will be performed quickly.
The code generator's support for register allocation comes in the form of an incremental
version of Poletto and Sarkar's linear scan algorithm [30]. The details of this algorithm may be
found in Appendix A. The steps involved in performing an incremental linear scan allocation
are as follows.
 The live intervals for the local variables of a procedure are found in its activation record
description. The linear scan algorithm requires these to be sorted in order of increasing
start point. This ordering is incrementally maintained by using a binary search tree,
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dubbed an interval tree, to represent the list of intervals. Each sub-tree within the activa-
tion record description has a synthesized interval tree attribute representing the intervals
within it. When combining the intervals from two sub-trees, the corresponding interval
trees must be merged in such a way as to preserve the binary search tree invariant, and
to reuse maximal sub-trees within them. The algorithm for achieving this is based on one
presented by Vuillemin [41].
 Once an interval tree has been constructed for all the variables within a procedure, a
recursive in-order traversal of the interval tree is performed. This traversal simulates the
behaviour of the non-incremental linear scan algorithm. The recursive traversal routine
has a list of active intervals, and a set of available registers, as both its inputs and
outputs. A straightforward memoization technique, where the inputs and outputs are
cached in each node of the interval tree, is used to ensure the allocation process operates
incrementally.
7.3 Incremental code generation algorithm
The code generator operates in two passes. The rst pass is responsible for determining the
least cost cover of each statement (according to the machine description), arranging code and
data elements in memory, and allocating registers. The second pass simply emits the code and
static data of the program into the memory locations determined during the rst pass. Note
that all addressing modes and register usage are determined in the rst pass.
Incremental code generation is achieved by a combination of two techniques: memoization
of attributes calculated during each pass and manipulating fragments of target code in units of
basic blocks.
Each node of the QUASAR tree is decorated with certain attributes (e.g., a Statement
node has an attribute size which records the size of the nal target code for that statement)
as well as special need visit ags which control the traversal of the tree. When a tree node is
modied the need visit ag of that node and each of its ancestors is set to true. In both passes
the tree is traversed recursively. Each sub-tree is only visited if its root node's need visit ag
is true, or any of its root node's \inherited" attributes (those passed as parameters to the visit
procedure) have changed. At the end of each visit in the second pass the need visit ag for
the node visited is reset. This memoization scheme is similar to the visit caching approach to
implementing attribute grammars [25, 8]. For example, the rst pass for a StatementSeq
node involves the following visit procedure:
procedure LayoutStatementSeq(node);
begin
if node:need visit then
node:old size  node:size;
case node:children of
stmtseq1 stmtseq2:
LayoutStatementSeq(stmtseq1);
LayoutStatementSeq(stmtseq2);
node:size  stmtseq1:size + stmtseq2:size;
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node:temp space  max (stmtseq1:temp space; stmtseq2:temp space) j
statement :
LayoutStatement(statement);
node:size  statement :size;
node:temp space  statement :temp space
end case
end if
end
In this example, the (synthesized) attributes old size, size, and temp space are memoized for
later use during the second pass.
This memoization technique has proven eective for incremental calculation of scalar at-
tributes. When we turn our attention to emitting target machine code, however, it is less
attractive. The memoization technique takes advantage of the structure of QUASAR trees, but
emitting target code involves building a largely unstructured program representation (arrays of
machine instructions).
Our code generation scheme addresses this problem by manipulating target code in units
of basic blocks. A basic block is a convenient unit for such manipulations because control
transfers are limited to its beginning and end points. Hence, a basic block can be relocated
within the machine's address space with a limited impact on the number of instructions that
must be updated to reect its new address. Furthermore, the code generator over-allocates
the memory for each basic block to limit the eect of resizing. (This is similar to Quong and
Linton's approach to incremental linking [33].) Since the basic blocks of a procedure are not
necessarily arranged contiguously in memory, the code generator automatically terminates each
basic block with an unconditional jump to its successor block. (This is similar to Mughal's
\indirect threaded code" [29].)
Note that this technique does not imply that the code generator operates at the granularity of
a basic block. Individual statements can still be modied without any eect on the surrounding
code. In general, when emitting a sequence of statements inside a basic block the code generator
will either:
 skip the statement sequence altogether (if it is unchanged and is to reside at the same
address),
 bitwise-copy the generated code for the statement sequence (if it is unchanged and position
independent), or
 re-emit the statement sequence.
7.4 Execution support
All of the code generator's work takes place in the machine's (virtual) memory; object code is
not emitted to disk (though, in principle, the system could be extended to allow the creation
of program \images" from the compiled representation). This restriction allows ne-grained
incremental management of code and data blocks, as described above. However, it also implies
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that the execution of the generated code must be initiated and controlled from within the same
tool that is responsible for its generation1.
The execution support provided by the back-end is intended to be analogous to that provided
by a conventional debugger. The execution engine runs the program in a separate address space
(constructed using the POSIX fork system call), and controls the running program via operating
system signals. The execution engine is also responsible for detecting breakpoints inserted in
the program by the front-end in place of erroneous source program constructs (see Section 4.4).
Currently the prototype system only oers the user basic control of the running program,
but adding more sophisticated debugging facilities would be straightforward.
8 Quantitative evaluation
To evaluate the viability of the architecture and implementation techniques described in this
paper a prototype implementation was constructed as part of the UQ? language-based environ-
ment. The prototype was intended to demonstrate:
 incremental components co-operating via a blackboard,
 the suitability of the intermediate representation,
 generation of translator tools from attribute grammars, and
 the incrementality achieved by the code generation algorithm.
An empirical performance evaluation was carried out on the prototype. The prototype was
instantiated for the toy, Pascal-like language, PL0, and two sets of performance tests were
executed. The rst did not include any optimization components, and thus shows the base
performance of the system. The second set of tests measured the eect of running a simple
optimizer. The tests were executed on a machine with an 800 MHz Pentium II processor and
256 MB of RAM.
8.1 Base performance
Three test programs designed to perform exponentiation of decimal numbers were manipulated
during the tests. These test programs were articial: large programs were required to measure
the eects of incrementality. The programs were intended to calculate i n , for n 2 f2; 10; 50g,
where i is a hard-coded base. The nal form of each program is shown in Figure 3. Note that
the code fragment on lines 89{194 is repeated n   1 times. The variables x0, ..., x19 and y0,
..., y19 are used to hold individual decimal digits throughout the computation.
Initially, however, the programs were loaded with several \bugs". Firstly, the value of the
base on line 47 was 5 instead of 7. Secondly, the middle code fragment was missing the initial
assignment \c1 := 0" (shown on line 132 in Figure 3). Finally, the same code fragment was
erroneously written using an if-statement instead of a while-loop.
1A design that relies on shared memory segments between two co-operating tools may be possible, but this
would only serve to increase the complexity of the system.
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12
3
4
5
6
25
26
45
46
47
48
49
50
87
88
89
108
109
128
129
130
131
132
133
134
135
190
191
192
193
194
89+106*(n-1)
108+106*(n-1)
109+106*(n-1)
var
i: integer;
j: integer;
c1: integer;
c2: integer;
x0: integer;
...
x19: integer;
y0: integer;
...
y19: integer;
begin
i := 7;
j := i;
y0 := j mod 10;
j := j / 10;
...
y19 := j mod 10;
j := j / 10;
9>>>>=
>>>>;
~y := j
x0 := y0;
...
x19 := y19;
9=
;~x := ~y
y0 := 0;
...
y19 := 0;
9=
;~y := 0
j := i;
while j > 0 do
begin
c1 := 0;
c2 := (x0 + y0 + c1) / 10;
y0 := (x0 + y0 + c1) mod 10;
c1 := c2;
...
c2 := (x19 + y19 + c1) / 10;
y19 := (x19 + y19 + c1) mod 10;
c1 := c2;
9>>>>>>>>>=
>>>>>>>>>;
~y := ~y + ~x
j := j - 1
end;
9>>>>>>>>>>>>>>>>>>>>>>>>>>>>>=
>>>>>>>>>>>>>>>>>>>>>>>>>>>>>;
~y := ~y  j
...
write y0;
...
write y19
end.
Figure 3: Form of PL0 programs used for base performance evaluation
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Table 1: Results of performance evaluation (base)
Test n Total
nodes
Nodes
reused
Tuples
added
Tuples
removed
Code
bytes
emitted
Time
(ms)
Initial 2 2851 { 389 { 3579 22 (4)
compilation 10 16587 { 2533 { 22059 148 (3)
50 85267 { 13253 { 114459 688 (9)
i := 7 2 2851 2849 (99.9%) 0 0 15 1
10 16587 16585 (99.9%) 0 0 15 1
50 85267 85265 (99.9%) 0 0 15 1
c1 := 0 2 2860 2846 (99.5%) 2 1 1828 1
10 16596 16582 (99.9%) 2 1 1828 1
50 85276 85262 (99.9%) 2 1 1828 1
if ! while 2 2866 2846 (99.3%) 3 0 3230 1
10 16602 16582 (99.8%) 4 1 2318 1
50 85282 85262 (99.9%) 4 1 2318 1
For each of the three programs four tests were carried out. The rst test involved the initial
(non-incremental) compilation of the program. Each of the other three tests corresponded to
\repairing" each of the errors described above. The program was recompiled after each repair.
Several quantities were measured in each test:
 the number of nodes in the QUASAR tree at the end of the test,
 the number of nodes in the QUASAR tree that were reused,
 the number of QUASAR relation tuples added and removed,
 the number of bytes of machine code emitted, and
 the time required by the code generator to recompile the program (averaged over three
separate test runs).
The data collected are presented in Table 1. They show that both the translator and nal
code generator components achieve an impressive level of incremental operation. The node reuse
and tuple measurements show that the generated translator for PL0 only disturbs the QUASAR
representation of a program minimally. The time taken to regenerate the nal code after an
edit seems to be both small and determined primarily by the nature of the edit, remaining
approximately constant irrespective of the total program size.
8.2 Eect of optimization
A simple optimizer for calculating local variable live intervals was also constructed. This opti-
mizer operates at the granularity of procedures; i.e., if a procedure has changed in any way the
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Table 2: Results of performance evaluation (with optimization)
Optimiza-
tion
Test Procs Opt.
time
(ms)
Code
bytes
emitted
Code
gen.
time
(ms)
Exec.
time
(ms)
O Initial 1 { 3729 115 (14) 1654 (3)
compilation 5 { 18437 379 (6) 1656 (2)
10 { 36822 786 (14) 1688 (3)
Edit 1 { 169 1 1738 (1)
5 { 169 1 1751 (15)
10 { 169 1 1769 (2)
On Initial 1 109 (2) 3589 101 (11) 1571 (8)
compilation 5 241 (2) 17737 356 (4) 1565 (2)
10 466 (1) 35422 728 (21) 1565 (1)
Edit 1 58 (15) 2808 87 (17) 312 (2)
5 74 (1) 2808 81 (1) 312 (2)
10 80 (3) 2808 82 (1) 314 (3)
optimizer will reanalyze it in its entirety. Although the optimizer does not perform signicant
rearrangements of the QUASAR tree, it causes the code generator to recompute the register
allocations for a procedure.
Once again, three articially large test programs of varying sizes were manipulated during
the tests. Each program contained the procedure calcpoly shown in Figure 4 which is de-
signed to nd integer roots in the range [0; 1000) of the polynomial 400x 2   20000x + 250000.
The programs manipulated during the tests consisted of this procedure, surrounded by other
procedures of similar size. The main program consisted of a call to calcpoly. The nal
programs consisted of 1, 5, and 10 procedures. Initially, each program was seeded with a single
error: the guard on line 543 of calcpoly was written as i1 <= x.
For each of the three programs, four tests were carried out. The rst test involved the initial
(non-incremental) compilation of the program. The second test involved \repairing" the error
on line 543 of calcpoly and recompiling the program. These tests were performed with and
without the optimizer running.
The quantities measured in each test were:
 the time taken by the optimizer tool,
 the number of bytes of machine code emitted,
 the time taken by the code generator, and
 the execution time of the program.
The time measurements were averaged over three test runs.
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24
25
26
27
28
29
30
31
32
51
52
53
54
55
542
543
544
545
564
565
566
567
568
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572
procedure calcpoly;
var x: integer;
y: integer;
i1: integer;
...
i20: integer;
begin
x := 0;
while x < 1000 do
begin
y := 0;
i1 := 1;
while i1 <= x do
begin
y := y + x;
...
y := y + x;
y := y - 1000;
i1 := i1 + 1
end;
y := y + 12500;
9>>>>>>>>>>>>>=
>>>>>>>>>>>>>;
y := y + 20x 2   1000x + 12500
...
i20 := 1;
while i20 <= x do
begin
y := y + x;
...
y := y + x;
y := y - 1000;
i20 := i20 + 1
end;
y := y + 12500;
9>>>>>>>>>>>>=
>>>>>>>>>>>>>;
y := y + 20x 2   1000x + 12500
if y = 0 then write x;
x := x + 1
end
end;
Figure 4: PL0 procedure calcpoly used in optimization performance evaluation
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The data collected are shown in Table 2. The data indicate that, in the presence of the
optimizing tool, the code generator degenerates to recompiling entire procedures (as expected).
The execution times are only presented to demonstrate that the optimizer (and, indeed, the
code generator's linear scan register allocator) does have a measurable impact on the quality of
the code emitted. The edit operation caused the live interval for the variable i1 to be shortened
considerably, reducing the register pressure throughout the body of the outer while-loop. This
allowed the variable y to occupy a register, resulting in the large improvements to the execution
times for these cases. (Due to the limited register le of the x86 architecture only two registers
were reserved for variables.) In practice, with a more sophisticated optimizer, the improvements
observed would be even more substantial (e.g., renaming variables using webs [28] would enable
higher quality register allocation). The variations in the times reported in Table 2 are thought
to be due to external inuences (e.g., paging).
9 Qualitative evaluation and related work
Reducing recompilation time during the edit-compile-debug cycle has been a topic of interest
in both research and practice for at least three decades [10]. Systems supporting this goal
range from simple build systems to interactive language-based programming environments.
This section reviews these ideas against the requirements identied in Section 2, comparing
and contrasting them with the approach described here.
1. The back-end should support a range of loosely-coupled components. This requirement is
addressed by the use of a blackboard architecture which is based on previous approaches
to tool integration in integrated programming environments [43]. The use of a central
blackboard component is similar to repository-based approaches to data integration [2].
The document server used in UQ? is based on the work of Welsh and Yang [44].
A repository of program representations is also used in Montana [23], which achieves
signicant extensibility thanks to this architecture. Montana was used as the foundation
of IBM's VisualAge system, arguably the most commercially successful use of incremental
compilation. Unfortunately, Montana is closely tied to a single source language (C++).
More signicantly, Montana does not use its architecture to mix components with dierent
frequencies of activation.
Older systems are also generally limited to a single mode of activation: lazy or eager. Lazy
systems only perform compilation activities upon user request; e.g., IPE [27], Magpie
[37]. Ford [13] describes an eager approach to incremental compilation which operates
concurrently with program editing.
One of the main motivations for this requirement is the desire for exible support for op-
timization. Incremental optimization and the analyses to support it have been explored
by Ryder and Paull [36], Carroll and Ryder [6], and Pollock and Soa [31, 32]. An incre-
mental approach to register allocation was described by Bivens and Soa [1]. Rather than
presenting new incremental optimization techniques, we have described a framework into
which optimization components can be inserted, deferring choices concerning recompila-
tion time versus nal code quality to the user and/or environment builder. Furthermore,
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our approach to incremental register allocation maintains this design philosophy in a novel
way.
2. The back-end should support multiple granularities of incremental compilation. This re-
quirement has not been addressed by any previous approaches, though the concept of
granularity is well understood.
Utilities such as Make [12] can be used to enhance conventional compilers by tracking de-
pendencies among compilation units and recompiling only the necessary units in response
to program changes. In such a system, both the units of granularity and the dependen-
cies between them are coarse. Tichy's \smart recompilation" [38] improves upon such
approaches by tracking ner dependency relationships among program structures. The
approach taken by Cooper and Wise [9] adds a further level of sophistication by using
procedures as the units of recompilation. These approaches place minimal requirements
upon the infrastructure of the programming environment in which they operate. Incre-
mental compilation systems based on integrated programming environments appeared in
the 1980s. Some systems focussed on procedure-level incrementality in block-structured
languages; e.g., IPE [27] and Magpie [37]. Systems supporting statement-level granularity
are described by Fritzson [17], Reiss [34], and Ford [13].
The blackboard architecture helps to meet this requirement by allowing tools that operate
at dierent granularities to cooperate. Another key ingredient to meeting this requirement
lies in the design of the incremental code generation algorithm described in Section 7,
which can handle both ne- and coarse-grained updates eciently. Incremental code
generation has also been discussed by McCarthy [26] and Ford [13]. Neither of their
systems address this requirement.
3. The back-end should use an intermediate representation that enables incrementality. This
requirement has not been identied by any previous eorts in this area. It is a unique
aspect of this work and has been a key element to the successful construction of the
system described here. The use of tree structure combined with relations spanning tree
nodes provides a clean basis for this representation, allowing straightforward and e-
cient incremental maintenance and processing. In addition, some constructs within the
representation address specic incremental code generation concerns (e.g., basic blocks,
live interval annotations). These constructs are not onerous; they correspond well with
structures used in optimization.
4. The back-end should support multiple source languages and multiple target platforms. This
requirement is met by the use of a program representation that is both language- and
machine-independent. This is becoming common practice in the design of modern batch
compilers [28, 14]. The representation is designed around the concepts and rules of ISO
C, and as such enjoys signicant portability, while remaining at a low enough level to
support the implementation of a variety of programming languages.
Adapting the back-end to a source language is supported by the generation of tree-to-tree
translation tools from attribute grammars. The use of attribute grammars in incremental
computation has become a standard technique [35], and we have explored their use in
27
front-end components previously [8]. Higher-order attribute grammars [40] also support
the construction of tree-valued attributes. In comparison, the scheme we advocate in
Section 5 is simpler (trees in the target representation are not attributed within a trans-
lator), and admits ecient implementation via static evaluation plans. Furthermore, we
have given consideration to the important factor of node reuse. Constructing tree-to-tree
translators using attribute grammars has also been explored by Ganzinger and Giegerich
[19], and Boyland and Graham [4]. Their schemes admit descriptional composition, al-
lowing the modular specication of translators. This form of composition has not been a
goal here, but combining the techniques of this paper with one of these approaches could
prove interesting.
Instantiation of the back-end to a particular target machine is simplied by the use of ma-
chine descriptions. McCarthy [26] advocates the generation of incremental tree rewriting
systems for instruction selection. We also use this style of instruction selection, but have
chosen a simpler non-incremental technique, conning tree rewriting to single statement-
level constructs.
5. The back-end should be error tolerant. Allowing compilation and execution to proceed
in the presence of syntactic or semantic errors has been addressed by previous systems
using techniques similar to ours. For example, IPE [27] replaces semantically incorrect
procedures with stubs. In comparison, the replacement of individual statements with
breakpoints could allow execution to proceed in more cases.
Finally, it is important to note the close relationship between incremental compilation
and the support of execution activities such as debugging. Fritzson [16] describes a novel
approach to implementing debugging commands using incremental compilation. Boyland
et al. [3] present techniques for incorporation of program changes into running programs
(as in some interpretive systems such as Smalltalk [20]). Extending our system with better
support for debugging using these sorts of techniques would be a worthy undertaking.
10 Conclusions
This paper has explored the design of the back-end of an incremental compilation system.
Rather than building a single xed incremental compiler, this paper has presented a exible
framework for constructing such systems in accordance with user needs. The framework derives
its exibility from the combination of its intermediate representation and its architecture.
The intermediate representation is specically designed for incremental operation and en-
ables adaptation of the back-end to dierent source languages and target platforms. Adaptation
to new source languages is further aided by an attribute grammar dialect which supports the
specication of language-specic translator tools. Adapting the back-end to new target plat-
forms involves the construction of machine descriptions in a style popularized by modern batch
compilers.
The system's blackboard architecture provides a clean approach to managing the trade-o
between target code quality and recompilation time, by encouraging the isolation of optimiza-
tion activities in separate tools which may be enabled and disabled by the user at will. A novel
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approach to incremental register allocation was presented which maintains this design philoso-
phy. An incremental code generation algorithm which is designed to operate under a variety of
optimization workloads was described.
A prototype version of the system was implemented as part of the UQ? language-based
environment. It performed impressively under empirical evaluation.
A Incremental code generation algorithm
This appendix describes the incremental code generation algorithm in detail.
A.1 Data dictionary
The algorithm operates in two passes which are described in the sections below. Both passes
access and update memoized attributes associated with each node of the QUASAR tree. Those
attributes are described in the following data dictionary:
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Node type Attribute Description
StaticDataDef mem block The data block into which this
StaticDataDef is emitted
old block The data block into which this
StaticDataDef was emitted previously
ExternDef address The address at which the entity referred
to by this ExternDef resides
TypeDesc address The address (relative or absolute) at
which this data value is to reside
alignment The alignment of this data value
intervaltree An interval tree for any local variables
dened within this data value
reg The register assigned to store this data
value, or NOREG
size The size of this data value
TypeDescSeq address The address (relative or absolute) at
which these data values are to reside
alignment The alignment of these data values
intervaltree An interval tree for any local variables
dened within these data values
oset The oset of the rst data value in this
sequence, relative to an enclosing
StaticDataDef or
ActivationRecordDesc
size The size of these data values
Activation-
RecordDesc
frame size The size of the stack frame to allocate for
this ActivationRecordDesc
temp space The stack space needed for temporary
values for the procedure
ProcedureDef epilogue block The code block into which the epilogue
code for this ProcedureDef is emitted
rst address The address of the rst BasicBlock
within this ProcedureDef
frame size The size of the procedure's stack frame
prologue block The code block into which the prologue
code for this ProcedureDef is emitted
BasicBlockSeq epilogue address The address of the epilogue code for the
enclosing procedure
rst address The address of the rst BasicBlock
within this sequence
next address The address of the next BasicBlock (or
the epilogue code) after this sequence
temp space The temporary stack space required by
statements within this BasicBlockSeq
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Node type Attribute Description
BasicBlock epilogue address The address of the epilogue code for the
enclosing procedure
mem block The code block into which this
BasicBlock is emitted
next address The address of the next BasicBlock (or
the epilogue code) after this BasicBlock
old block The code block into which this
BasicBlock was emitted previously
temp space The temporary stack space required by
statements within this BasicBlock
StatementSeq old size The previous size of the code for this
statement sequence
size The size of the code for this
StatementSeq
temp space The temporary stack space required by
statements within this StatementSeq
Statement size The size of the code for this Statement
temp space The temporary stack space required by
this Statement
A.2 Pass 1: Data and code layout
The rst pass of the algorithm is responsible for determining the sizes of all the code and data
blocks in the program.
Each node in the QUASAR tree has a need visit ag which is used to control whether the
node is visited in the incremental code generation process. When a new node is introduced into
the tree its need visit ag is set, as well as the need visit ags in all its ancestors. As the tree
is walked, changes that are propagated along tuples in the AddressRef and SizeRef relations
also cause need visit ags to be set, using the Notify procedure.
procedure Notify(node);
begin
if node 6= nil and not node:need visit then
node:need visit  true;
Notify(node:parent)
end if
end
When the rst pass reaches a StaticDataDef node, it lays out a data block for it in three
steps: calculation of alignment constraints, calculation of osets of each type description within
the data block, and calculation of the addresses of each type description within the data block.
procedure LayoutStaticDataDef (node);
begin
if node:need visit then
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typedesc  TypeDesc of node;
CalcTypeDescAlignment(typedesc);
CalcTypeDescOsets(typedesc);
if typedesc:size > node:mem block :size then
node:mem block  a new data block of size no less than typedesc:size
end if ;
CalcTypeDescAddresses(typedesc;node:mem block :address);
if there is a LinkerName associated with node then
name  LinkerName associated with node;
SetGlobal(name;node:mem block :address)
end if ;
node:need visit  false
end if
end
The roundup function is used in the calculation of alignment constraints. Given a non-
negative integer n and an integer alignment a:
roundup(n; a) = minfr j r mod a = 0 ^ n  rg
The calculation of the alignment for a type description is performed by the following pro-
cedures. Primitive types have an alignment determined by the target platform, whereas the
alignment of aggregate types is computed according to the rules dictated by ISO C.
procedure CalcTypeDescAlignment(node);
begin
if node:need visit then
case node:children of
"pointer", "short", etc.:
node:alignment  platform dependent alignment of given primitive type j
"struct" typedescseq , "union" typedescseq :
CaclTypeDescSeqAlignment(typedescseq);
node:alignment  max (typedescseq :alignment ; k), where k is the platform depen-
dent minimum alignment for structures j
"array" len typedesc:
CalcTypeDescAlignment(typedesc);
node:alignment  typedesc:alignment
end case
end if
end
procedure CalcTypeDescSeqAlignment(node);
begin
if node:need visit then
case node:children of
typedescseq1 typedescseq2:
CalcTypeDescSeqAlignment(typedescseq1);
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CalcTypeDescSeqAlignment(typedescseq2);
node:alignment  max (typedescseq1:alignment ; typedescseq2:alignment) j
typedesc:
CalcTypeDescAlignment(typedesc);
node:alignment  typedesc:alignment
end case
end if
end
Each TypeDesc is given an oset relative to its enclosing StaticDataDef, ExternDef,
ActivationRecordDesc, or TypeDesc node. The procedures CalcTypeDescOsets and
CalcTypeDescSeqOsets determine these osets, as well as the sizes of each TypeDesc and
TypeDescSeq. When laying out a TypeDescSeq, the osets and sizes of each component
TypeDesc are combined in a manner that depends upon the context of the TypeDescSeq.
The CalcTypeDescSeq procedure is given extra function parameters, oset combinator and
size combinator that are used to achieve this. The combinators used in the algorithm are plus
and max , which have their obvious meaning, and oset only which is dened below.
oset only(x ; y) = x
Note that the calculation of sizes also performs any padding necessary to conform with ISO
C's alignment rules.
procedure CalcTypeDescOsets(node);
begin
if node:need visit then
case node:children of
"pointer", "short", etc.:
newsize  platform dependent size of given primitive type j
"struct" typedescseq :
CalcTypeDescSeqOsets(typedescseq ; 0; plus; plus);
newsize  roundup(typedescseq :size;node:alignment) j
"union" typedescseq :
CalcTypeDescSeqOsets(typedescseq ; 0; oset only ;max );
newsize  roundup(typedescseq :size;node:alignment) j
"array" len typedesc:
CalcTypeDescOsets(typedesc);
newsize  len  typedesc:size
end case;
if node:size 6= newsize then
node:size  newsize;
for each n such that (n;node) 2 SizeRef do
Notify(n)
end for
end if
end if
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end
procedure CalcTypeDescSeqOsets(node; oset ; oset combinator ; size combinator);
begin
if node:need visit or node:oset 6= oset then
node:oset  oset ;
case node:children of
typedescseq1 typedescseq2:
CalcTypeDescSeqOsets(typedescseq1; oset ; oset combinator ; size combinator);
oset2 roundup(oset combinator(oset ; typedescseq1:size);
typedescseq2:alignment);
CalcTypeDescSeqOsets(typedescseq2; oset2; oset combinator ; size combinator);
node:size  size combinator(oset2   oset1; typedescseq2:size) j
typedesc:
CalcTypeDescOsets(typedesc);
node:size  typedesc:size
end case
end if
end
Once osets have been computed, the addresses of TypeDesc and TypeDescSeq nodes are
calculated by the CalcTypeDescAddresses and CalcTypeDescSeqAddresses procedures. These
procedures are also used when laying out activation records (see below), in which case the
addresses computed are relative to a procedure's stack frame.
procedure CalcTypeDescAddresses(node; address);
begin
if node:need visit or node:address 6= address then
case node:children of
"pointer", "short", etc.:
skip j
"struct" typedescseq , "union" typedescseq :
CalcTypeDescSeqAddresses(typedescseq ; address) j
"array" len typedesc:
CalcTypeDescAddresses(typedesc; address)
end case;
if node:address 6= address then
node:address  address;
for each n such that (n;node) 2 AddressRef do
Notify(n)
end for
end if ;
node:need visit  false
end if
end
procedure CalcTypeDescSeqAddresses(node; base);
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begin
if node:need visit or node:address 6= base + node:oset then
node:address  base + node:oset ;
case node:children of
typedescseq1 typedescseq2:
CalcTypeDescSeqAddresses(typedescseq1; base);
CalcTypeDescSeqAddresses(typedescseq2; base) j
typedesc:
CalcTypeDescAddresses(typedesc;node:address)
end case;
node:need visit  false
end if
end
Laying out an ExternDef requires handling of the data item's name, and possibly layout
of its TypeDesc.
procedure LayoutExternDef (node);
begin
name  LinkerName associated with node;
address  LookupGlobal(name);
if node:need visit or node:address 6= address then
node:address  address;
if there is a TypeDesc associated with node then
typedesc  TypeDesc associated with node;
CalcTypeDescAlignment(typedesc);
CalcTypeDescOsets(typedesc);
CalcTypeDescAddresses(typedesc; address)
end if ;
node:need visit  false
end if
end
When the rst pass encounters a ProcedureDef it performs the following activities:
 initialisation of the procedure's prologue and epilogue, if necessary,
 register allocation,
 layout of the basic blocks associated with the procedure, and
 layout of the procedure's activation record.
procedure LayoutProcedureDef (node);
begin
if node:need visit then
if node:prologue block :size = 0 then
node:prologue block  a new code block for procedure prologue;
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node:epilogue block  a new code block for procedure epilogue;
EmitEpilogue(node:epilogue block :address);
if there is a LinkerName associated with node then
name  LinkerName associated with node;
SetGlobal(name;node:prologue block :address)
end if
end if ;
actrec  rst child of node;
bbseq  second child of node;
AllocateRegisters(actrec);
LayoutBasicBlockSeq(bbseq);
LayoutActivationRecordDesc(actrec; bbseq :temp space);
if actrec:frame size 6= node:frame size or bbseq :rst addr 6= node:rst addr then
node:frame size  actrec:frame size;
node:rst addr  bbseq :rst addr ;
EmitPrologue(node:prologue block :address;node:frame size;node:rst addr)
end if
end if
end
The layout of an activation record is performed in a similar manner to static and external
data. The notable exception, however, is that the addresses involved are relative to the proce-
dure's stack frame. The procedures CalcArgAlignments, CalcArgOsets, and CalcArgAddresses
are similar to CalcTypeDescAlignment etc., but are platform specic. These procedures are used
due to the wide range of argument passing conventions on dierent target platforms.
procedure LayoutActivationRecordDesc(node; temp space);
begin
if node:need visit or temp space 6= node:temp space then
node:temp space  temp space;
locals  the TypeDesc child of node;
args  the TypeDescSeq child of node;
if locals 6= nil then
CalcTypeDescAlignment(locals);
CalcTypeDescOsets(locals);
localsize  locals:size
else
localsize  0
end if ;
if args 6= nil then
CalcArgAlignments(args);
CalcArgOsets(args);
argsize  args:size
else
argsize  0
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end if ;
(node:frame size; locals addr ; args addr) 
GetActivationRecordLayout(localsize; argsize; temp space); f machine dependent g
if locals 6= nil then
CalcTypeDescAddresses(locals; locals addr)
end if ;
if args 6= nil then
CalcArgAddresses(args; args addr)
end if ;
node:need visit  false
end if
end
Layout of the basic blocks associated with a procedure involves a straightforward recursive
walk of a BasicBlockSeq. The following procedure achieves this, as well as computation of
the address of the entry point to the basic block sequence.
procedure LayoutBasicBlockSeq(node);
begin
if node:need visit then
case node:children of
bbseq1 bbseq2:
LayoutBasicBlockSeq(bbseq1);
LayoutBasicBlockSeq(bbseq2);
node:rst addr  bbseq1:rst addr ;
node:temp space  max (bbseq1:temp space; bbseq2:temp space) j
basicblock :
LayoutBasicBlock(basicblock);
node:rst addr  basicblock :mem block :address;
node:temp space  basicblock :temp space
end case
end if
end
Layout of a basic block involves layout of its associated StatementSeq, and allocation of
a code block of the appropriate size. The size of the code block must also accommodate an
unconditional jump instruction that is used to chain basic blocks together.
procedure LayoutBasicBlock(node);
begin
if node:need visit then
stmtseq  child of node;
LayoutStatementSeq(stmtseq);
node:old address  node:mem block :address;
node:temp space  stmtseq :temp space;
blksize  stmtseq :size+ size of unconditional jump;
if blksize > node:mem block :size then
37
node:mem block  a new code block of size no less than blksize
end if
end if
end
The LayoutStatementSeq procedure recursively walks a StatementSeq, computing the size
required for it.
procedure LayoutStatementSeq(node);
begin
if node:need visit then
node:old size  node:size;
case node:children of
stmtseq1 stmtseq2:
LayoutStatementSeq(stmtseq1);
LayoutStatementSeq(stmtseq2);
node:size  stmtseq1:size + stmtseq2:size;
node:temp space  max (stmtseq1:temp space; stmtseq2:temp space) j
statement :
LayoutStatement(statement);
node:size  statement :size;
node:temp space  statement :temp space
end case
end if
end
To compute the size of a statement, the code generator must rst execute the tree pattern
matcher [15] that is generated for the target platform. The tree pattern matcher will assign
states to each node in the sub-tree rooted at the statement. Temporary variables are also
allocated machine registers at this point. Finally, both the size of the code that will be generated
for the statement and the amount of temporary stack space required by the statement can be
computed, based on the results of pattern matching and register allocation.
procedure LayoutStatement(node);
begin
if node:need visit then
Run pattern matcher on sub-tree rooted at node;
Allocate registers to temporary variables;
node:size  the size required for the statement's code;
node:temp space  the amount of temporary stack space required by the statement
end if
end
A.3 Register allocation
Register allocation involves construction of an interval tree, and application of an incremental
linear scan algorithm to that interval tree. This is performed once for each register class (e.g.,
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integer, oating point) supported by the target machine.
procedure AllocateRegisters(node);
begin
locals  the TypeDesc child of node;
if locals 6= nil then
for each register class rc do
BuildIntervalTree(locals; rc);
if locals:intervaltree[rc] 6= nil then
regset  register set for rc;
LinearScan(locals:intervaltree[rc]; h i; regset);
for each interval i in node:intervaltree[rc]:active out do
SetRegister(i :typedesc; i :reg)
end for
end if
end for
end if
end
Interval trees are constructed by walking a TypeDesc creating trivial interval trees, and
merging non-trivial ones.
procedure BuildIntervalTree(node; rc);
begin
if node:need visit then
case node:children of
"pointer", "short", etc.:
node:intervaltree[rc]  nil j
"pointer" i j , "short" i j , etc.: f [i ; j ] is live interval g
if the type is compatible with register class rc then
node:intervaltree[rc]  CreateIntervalTree(node;nil;nil)
else
node:intervaltree[rc]  nil
end if j
"struct" typedescseq , "union" typedescseq :
BuildSeqIntervalTree(typedescseq ; rc);
node:intervaltree[rc]  typedescseq :intervaltree[rc] j
"array" len typedesc:
node:intervaltree[rc]  nil
end case
end if
end
procedure BuildSeqIntervalTree(node; rc);
begin
if node:need visit then
case node:children of
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typedescseq1 typedescseq2:
BuildIntervalTree(typedescseq1; rc);
BuildIntervalTree(typedescseq2; rc);
node:intervaltree[rc]  
MergeIntervalTrees(typedescseq1:intervaltree[rc]; typedescseq2:intervaltree[rc]) j
typedesc:
node:intervaltree[rc]  typedesc:intervaltree[rc]
end case
end if
end
Merging of interval trees is performed by the following two functions. MergeIntervalTrees
takes two interval trees and merges them, maintaining the sorted order of the trees and reusing
maximal sub-trees. The function SplitIntervalTree splits an interval tree into two trees based
on the value v . These functions are based on the algorithm presented by Vuillemin [41].
function MergeIntervalTrees(t1; t2);
begin
if t1 = nil then
return t2
else if t2 = nil then
return t1
else
(l ; r) SplitIntervalTree(t2; t1:typedesc:startpoint);
return
CreateIntervalTree(t1 :typedesc,
MergeIntervalTrees(t1 :left ; l),
MergeIntervalTrees(t1 :right ; r))
end if
end
function SplitIntervalTree(t ; v);
begin
if t = nil then
return (nil;nil)
else if v < t :typedesc:startpoint then
(l ; r) SplitIntervalTree(t :left ; v);
if l = nil then
return (nil; t)
else
return (l ;CreateIntervalTree(t :typedesc; r ; t :right))
end if
else
(l ; r) SplitIntervalTree(t :right ; v);
if r = nil then
return (t ;nil)
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else
return (CreateIntervalTree(t :typedesc; t :left ; l); r )
end if
end if
end
The LinearScan procedure walks an interval tree, allocating registers to variables. Here, i
is an interval tree, active is a sequence of live intervals ordered by increasing end-point, and
freeregs is a set of registers.
procedure LinearScan(i ; active; freeregs);
begin
if i :fresh or i :active in 6= active or i :freeregs in 6= freeregs then
i :fresh  false;
i :active in  active;
i :freeregs in  freeregs;
if i :left 6= nil then
LinearScan(i :left ; active; freeregs);
active  i :left :active out ;
freeregs  i :left :freeregs out
end if ;
for each interval j in active, in order of increasing end-point,
such that j :typedesc:endpoint < i :typedesc:startpoint do
remove j from active;
SetRegister(j :typedesc; j :reg);
add j :reg to freeregs
end for;
if length(active) = the number of registers then
spill  last interval in active;
if spill :typedesc:endpoint > i :typedesc:endpoint then
i :reg  spill :reg ;
remove spill from active;
add i to active, sorted by increasing end-point;
SetRegister(spill :typedesc;NOREG)
else
SetRegister(i :typedesc;NOREG)
end if
else
i :reg  a register removed from freeregs;
add i to active, sorted by increasing end-point
end if ;
if i :right 6= nil then
LinearScan(i :right ; active; freeregs);
active  i :right :active out ;
freeregs  i :right :freeregs out
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end if ;
i :active out  active;
i :freeregs out  freeregs
end if
end
The SetRegister procedure is used to perform a register assignment, and to notify any
statements that access the variable.
procedure SetRegister(typedesc; reg);
begin
if typedesc:reg 6= reg then
typedesc:reg  reg ;
for each n such that (n; typedesc) 2 AddressRef do
Notify(n)
end for
end if
end
A.4 Pass 2: Emitting code
To emit the code for a procedure, the code generator simply walks the procedure's sequence of
basic blocks. The EmitBasicBlockSeq procedure takes a next addr parameter which represents
the destination of a basic block's nal jump.
procedure EmitProcedureDef (node);
begin
if node:need visit then
bbseq  second child of node;
EmitBasicBlockSeq(bbseq ;node:epilogue block :address);
node:need visit  false
end if
end
procedure EmitBasicBlockSeq(node;next addr);
begin
if node:need visit then
case node:children of
bbseq1 bbseq2:
EmitBasicBlockSeq(bbseq1; bbseq2:mem block :address);
EmitBasicBlockSeq(bbseq2;next addr) j
basicblock :
EmitBasicBlock(basicblock ;next addr)
end case;
node:need visit  false
end if
end
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A basic block is emitted by emitting its associated StatementSeq as well as its nal jump.
procedure EmitBasicBlock(node;next addr);
begin
if node:need visit then
stmtseq  child of node;
EmitStatementSeq(stmtseq ;node:mem block :address;node:old address; true; true);
EmitJump(block :address + stmtseq :size;next addr);
node:need visit  false
end if
end
The EmitStatementSeq procedure emits a sequence of statements. There are three main
cases to consider here:
 If the statement sequence is not marked for revisiting, and it is to occupy the same address
as it did previously, then it is skipped.
 If the statement sequence is not marked for revisiting, and is at either the beginning or
end of the basic block, and its position within the basic block has not changed, then it
the code generated for it can simply be moved into its new position.
 Otherwise the statement sequence is emitted recursively. Note that the statement se-
quence is walked right to left to ensure that any block moves that are performed do not
interfere with each other.
procedure EmitStatementSeq(node; address; old address;rst ; last);
begin
if node:need visit or address 6= old address then
if not node:need visit and ((rst and node:rst) or (last and node:last)) then
address[0 : node:size] old address[0 : node:size]
else
case node:children of
stmtseq1 stmtseq2:
if last and node:last then
child old address  old address + node:old size   stmtseq2:old size
else
child old address  0
end if ;
EmitStatementSeq(stmtseq2; address + node:size   stmtseq2:size;
child old address; false; last);
EmitStatementSeq(stmtseq1; address ; old address;rst ; false) j
statement :
EmitStatement(statement ; address; old address)
end case
end if ;
node:need visit  false
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end if ;
node:rst  rst ;
node:last  last
end
To emit a statement the code generator walks the entire statement and emits instructions
according to the state assignment performed by the tree pattern matcher earlier. Finally, the
need visit ags in all the nodes below the statement are reset.
procedure EmitStatement(node; address; old address);
begin
if node:need visit or address 6= old address then
Emit code for statement at address;
Unmark all nodes in sub-tree rooted at node
end if
end
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